mirror of
https://github.com/OpenRCT2/OpenRCT2
synced 2025-12-14 11:32:56 +01:00
Add RISC-V architecture information (#7966)
This commit is contained in:
committed by
GitHub
parent
34246e0227
commit
a1fd033822
@@ -32,6 +32,8 @@
|
|||||||
# define OPENRCT2_ARCHITECTURE "mips64"
|
# define OPENRCT2_ARCHITECTURE "mips64"
|
||||||
#elif defined(__mips__)
|
#elif defined(__mips__)
|
||||||
# define OPENRCT2_ARCHITECTURE "mips"
|
# define OPENRCT2_ARCHITECTURE "mips"
|
||||||
|
#elif defined(__riscv)
|
||||||
|
# define OPENRCT2_ARCHITECTURE "RISC-V"
|
||||||
#endif
|
#endif
|
||||||
#ifdef __EMSCRIPTEN__
|
#ifdef __EMSCRIPTEN__
|
||||||
# define OPENRCT2_ARCHITECTURE "Emscripten"
|
# define OPENRCT2_ARCHITECTURE "Emscripten"
|
||||||
|
|||||||
Reference in New Issue
Block a user